Serial No. 09/516,195 Stichter 3 Filing Date: 03/01/00

IN THE ABSTRACT

Please make the following amendments to the Abstract:

A method that initiates several time synchronization passes between clock slave components and a clock master component in a wireless telecommunications system is provided. For every pass, each clock slave component generates and transmits a first timing cell to the clock master. The first timing cell contains a transmission time based on the clock slave component's clock. A method for synchronizing communications in a wireless communications network wherein time synchronization is performed between a clock master and a clock slave. To achieve synchronization between the clock master and the clock slave, several time synchronization passes are initiated by the clock slave to the clock master. For every pass, each clock slave component generates and transmits a first timing cell containing a transmission time based on the clock slave's component clock, to the clock master. Upon receipt of the first timing cell, the clock master generates and transmits to the clock slave component a second timing cell containing the time the clock master received the first timing cell and the time the clock master transmitted the second timing cell. Upon receipt of the second timing cell, the clock slave component will obtain its reception time and calculate a transmission delay based on the reception time and the timing information contained in the timing cells. Each clock slave component utilizes a filtering function to drop information from a synchronization pass that may have undesirable data due to processing and other delays. The filtering function will also restart the synchronization process whenever a calculated transmission delay is smaller than the best delay. This allows the process to accurately hone in on the proper delay experienced between each clock slave component and the clock master. After timing information from a predetermined number of time synchronization passes has been obtained, each clock slave component uses an average transmission delay to synchronize its time to the clock master time.

